NR. 5499 7 S.

EUROPEAN PATENT OFFICE

Patent Abstracts of Japan

PUBLICATION NUMBER

54069392

PUBLICATION DATE

04-06-79

APPLICATION DATE

14-11-77

APPLICATION NUMBER

52137057

APPLICANT: NEC CORP;

INVENTOR: SAKAMOTO MITSURU;

INT.CL.

H01L 27/04 H01L 29/78

TITLE

SEMICONDUCTOR INTEGRATED CIRCUIT

ABSTRACT: PURPOSE: To shorten the rise time of an inverter by using a floating gate MOFET in the load side of the Inverter when MOSFET is integrated in a semiconductor chip to constitute

an inverter circuit.

CONSTITUTION: Thick SiO₂ or Si₃N₄ insulating film 102 is caused to adhere to the circumference part on P-type Si substrate 101, and an inverter driving-side MOSFET consisting of source and drain regions 103 and 104 and gate insulating film 105 is formed on the surface of substrate 101 surrounded by film 102, and electrodes are provided in these regions. After that, when a load-side drain region 104, and electrode 107 is made common. Next, drain region 110 and gate insulating film 112 are provided, and electrodes are fitted to them respectively and are covered with insulating film 14. Thus, the floating gate element is connected to the driving-side element, thereby constituting an inverter.

COPYRIGHT: (C)1979,JPO&Japio

PEST AVAILABLE COPT

BNSDOCID: <JP_ 354069992A AJ >